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SUMMARY 
This document is the Mid- Contract Report covering the work performed under 
Contract NAS 3-6475. The purpose of this work was to design, breadboard 
and tes t  a 5 KW, Three Phase, 4OOCPS Static Inverter utilizing pulse width 
modulation techniques. This report covers the period i rom March 15, 1965 to 
November 15, 1965, during which design verification tests were performed on 
most of the individual circuits and also on a preliminary single phase bread- 
board operating a t  an output power level of 650 watts. These tests proved the 
ieasibiiity of meeting the design objectives. Xork during the seccxd h a l f  of 
this program will include generation of final schematics and par ts  l is ts  and 
the fabrication and testing of a deliverable breadboard. 
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I. INTRODUCTION 
The development work being carried out under Contract NAS 3-6475 is a con- 
tinuation of the work that was done on the Optimization Study of High Power 
Static Inverters and Converters under Contract NAS 3-2785. 
study program various step-wave power conversion techniques were 
considemd. 
output having a total harmonic distortion of less than ten percent, the power 
transformers must operate at the power frequency, which, in this case, is 
400 cycles. 
During the 
Although use of a many-step approach can result  in an unfiltered 
Thus, it is seen that the step-wave approach requires only little filtering 
compared to that required to convert a pne square wave to a sine wave, but it 
still has a high concentration of weight in the transformers.  The approach 
that was selected for further evaluation in breadboard form utilizes a 
naturally sampled pulse width modulation technique that eliminates the need 
for t ransformers  in the power stage. 
kept to a minimum by sampling a t  a high frequency and a weight reduction is 
achieved because all 400 cycle power transformers a r e  eliminated. 
Here the filtering requirements a r e  
If space power systems provided a primary power source of approximately 
200 volts, there would be no need fo r  any power transformers in the pulse 
width modulated inverter. However, the design specifications for the present 
program require that the inverter operate f rom a source of 56 volts. There- 
fore, it is  necessary to include a DC-DC converter to step up the voltage 
sufficiently so that the transformerless output power stage can provide 
120 volts RMS. This DC-DC conversion can be performed a t  a frequency 
higher than 400 cycles which helps keep the weight of the associated t rans-  
formers  low. 
Following is a summary of the design objectives for the pulse width modulated 
( P W M )  static inverter. 
Input Voltage 56 volts DC, + 1070, - 2070 
Output Voltage 120/208 volts RMS, 3 phase, 400 cps 
Regulation f 2% 
Output Power 5 KW, 0.7 p. f. continuous 
10 KW, 0.7 p.f. for  5 seconds. 
Overload Short Circuit Protection Required 
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Harmonic Distortion 
Efficiency 
570 Total, 2% Single 
8 0% 
3 
1 
I 
I 
I 
I 
I 
I 
I 
I 
1 
1 
I 
I 
I 
I 
I 
I 
I 
II. DESCRIPTION OF OPERATION 
The block diagram of the complete inverter is shown in Figure 1. The three 
phase square wave reference generator produces the low frequency (400 cps) 
modulating signal.  
respect to each other to establish the three phase relationship of the output 
voltage. The reference waves a r e  then passed through a controllable atten- 
uator which has a normal attenuation of zero, but when an overload current 
is detected at an output line, the proper attenuator is activated to attenuate 
the s ize  of the modulating signal which in turn reduces the voltage of the over- 
loaded line. 
of the output square wave is extracted by a narrow band fi l ter .  
this resulting sine wave is as high as practical because it determines the 
waveshapes of the output voltage. 
with the sweep wave in the three summing networks. 
is a sinusoidally undulating sawtooth wave which is then sent to the sl icer 
circuit. The slicer circuit is an absolute level detecting system that pro- 
duces pulses having a width proportional to the modulating signal level during 
the sampling interval. The sampling interval is determined by the sweep 
wave generator which produces a sawtooth sweep wave a t  the ca r r i e r  fre- 
quency. 
Figure 2. 
These three signals a r e  displaced 120 degrees with 
After passing through the attenuator, the fundamental frequency of the 
The purity of 
The modulating sine waves a r e  then mixed 
The resulting waveform 
Waveforms showing generation of the P W M  signal a r e  shown in 
The variable pulse width signal is then amplified and sent to the driver stage 
which transforms this signal into a form suitable for driving the power stages. 
The power stages convert the low level drive signals into the required high 
power level output. The power source for the power stage is the regulated 
DC-DC input converter. The input converter ra ises  the input voltage to the 
required voltage level for use by the power stages. The high power ourput 
voltage of the inverter is then filtered to eliminate the ca r r i e r  and its side- 
bands from the output voltage leaving only the power frequency voltage. The 
voltage regulator and reference develops an e r r o r  signal which is fed back to 
the input regulator to maintain a constant output voltage. Also present a t  the 
output lines a r e  three current transformers which detect any overload 
currents and act on the modulating signal via the current limit and reference 
circuit to reduce the power frequency output voltage, thereby limiting the 
overload current. The individual blocks w i l l  be discussed in more detail in 
the following sections. 
4 
1 
5 
t r s l  
I 
I 
I 
I 
I 5W&€P WAVi 
, . . . . . - . - - -  
I 
I 
I 
I 
I 
I 
FIGURE 2 
6 
III. LOGIC AND LOW LEVEL CIRCUITS 
The circuits discussed in this section were constructed in breadboard form 
and given preliminary tes ts  to determine their performance characteristics. 
Evaluation of the p w e r  stage circuit configuration and components was 
accomplished by interconnecting these logic circuits to provide the neces- 
sa ry  drive signals and hence form a complete single phase inverter (except 
for  the DC-DC Converter) operating a t  a reduced power output. 
this ra ther  complete design verification breadboard allowed any circuit inter- 
face problems to be solved prior to fabrication of the deliverable unit. 
Operation of 
A. THREE PHASE 4OOCPS REFERENCE 
This circuit provides the three phase reference or modulation s ignal  for 
the inverter. It consists of a stable two-transistor astable multivibrator 
operating at a frequency of 2 . 4  KC. 
applied to a ring counter consisting of three flip-flops the outputs of which 
a r e  400 cps square waves with appropriate time displacements to form the 
three phase output. 
The output of this multivibrator is 
A start-preference circuit is included to insure that the r i n g  counter 
s ta r t s  properly and also to force it back to its correct  sequence in case 
an  abnormal noise signal causes i t  to get out of step. 
B. CURRENTREFERENCEANDATTENUATOR 
A means for limiting the inverter output current is provided by reducing 
the amplitude of the modulating signal which in turn causes the output 
voltage to be reduced. The implementation of this current limit function 
is done in the current reference and attenuator circuit which is between 
the 400 cps square wave reference oscillator and the 400 cps filter. 
Output current sensing is accomplished with a current transformer, the 
output of which is rectified, filtered and applied to the current reference 
circuit consisting of a zener reference element. 
to exceed the preset  limit, a signal from the current reference circuit is 
applied to the attenuator which, by means of a shunting transistor a t  the 
base circuit of an  emitter follower effects a reduction in the amplitude of 
the 400 cps square wave. 
current is limited to a value only slightly greater than the se t  point. 
As the current s ta r t s  
This signal is reduced such that the output 
The attenuation for  current limit is done a t  a point where the reference or 
modulating signal is still a square wave. 
problems that could result 
the sine wave reference. 
This prevents distortion 
if the attenuator were to operate directly on 
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C. 400 CPSFILTER 
After considering the complexity and sensitive nature of a twin-T feed- 
back amplifier a 400 cps narrow band LC filter was  chosen for use in con- 
verting the reference square wave to a sine wave. The selected filter is 
a small encapsulated module of military grade. This unit performed very 
well in the design verification breadboard. 
D. SWEEP WAVE GENERATOR 
This circuit generates a saw-tocitih wave which is =sed to sazz-ple the modu- 
lation or reference signal and ultimately produces the P W M  signal. The 
circuit consists of a capacitor that is charged in a constant current man- 
ner by means of a transistor. Because the charging current is constant, 
the voltage developed is a linear ramp. A s  the voltage across  the charging 
transistor drops below a preset  level a one-shot multivibrator is triggered 
and causes the capacitor to discharge in three or four microseconds. 
The output f rom the sweep wave generator is taken through an emitter 
follower so that non-linearities due to loading a r e  kept to a minimum. 
A bootstrapped unijunction circuit w a s  tried for this ramp generation appli- 
cation. 
response limitations of the unijunc tion caused rounding a t  the ends of the 
waveform which resulted inmarginal operation of the inverter a t  a modu- 
lation index of greater than 0.8. 
It provided a very linear ramp over most of the cycle but the 
E. SUMMING NETWORK 
The summing network mixes the output of the 400 cps filter and the saw-  
tooth voltage of the seeep wave generator. The network consists of two 
t ransis tors  with separate drives but having a common collector load. 
transistor is  driven with the 400 cps sine wave signal and the other with 
the 7 KC sawtooth. The output a t  the common collector load i s  a linear 
summation of the two input signals. 
One 
F. SLICER AMPLIFIER 
This circuit performs the final operation in preparing the signal to be 
applied to the drive stage which controls the .,peration of the inverter 
power stage. 
switches on when the input voltage exceeds the reference voltage estab- 
lished by the bias. 
signal which is referenced to ground a third transistor is used which takes 
its input f rom the collectors of the differential pair and has its collector 
load connected to ground. 
It consists of a two-transistor differential amplifier that 
To provide additional gain and to obtain an output 
8 
The output of this sl icer amplifier is a pulse width modulated waveform. 
The frequency is equal :o that of the sweep wave generator; however, the 
pulse width is a function of the instantaneous amplitude of the 400 cps 
modulating signal. 
G. DRIVER 
Each driver stage must provide the necessary isolated signals to operate 
the power stage transistors for one phase. 
Darlington t ransis tors  operated in a push-pull configuration driving a 
t ransformer with a center-tapped pr imary winding. 
a r e  used so that little additional pre-drive circuitry would be required 
between the sl icer and the driver. The output of the main drive trans- 
former has two windings. 
phase and the other for  the negative ha l f  pkiase of the power stage. 
The circuit consists of two 
Darlington t rans  istors 
One is used for operating the positive half 
It wi l l  be shown later in this report that a saturating transformer is also 
required for proper operation of the power stage. Therefore,this trans- 
former also obtains its drive signal f rom this dr iver  stage. 
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IV. POWER STAGE 
The major emphasis during the design verification phase of the inverter pro- 
gram was placed on evaluating the performance of the PWM power stage. 
There are no inherent limitations associated with the circuits discussed thus 
far. In the PWM power stage, however, there are  various restrictions 
which are imposed because of the limitations of available switching devices. 
It is the purpose of this section to clearly point out the requirements for 
correct  power stage operation, indicate what  limitations are present, show 
the various circuits and approaches that were considered and tested and des- 
cribe the solutions which a r e  most effective in overcoming the component 
limitations. 
A. BASIC OPERATION 
A simplified diagram of one phase of the P W M  power stage is shown in 
Figure 3. For a three phase inverter, three such s t ages  a r e  required 
which have the correct  phase relationships between the 400 cycle com- 
ponent of their drive signals. 
The drive signals to the power  stage transistors appear across  the two 
transformer output windings. The input to the transformer comes from 
the driver stage which w a s  discussed previously. These a r e  P W M  s ig-  
nals and the signal applied to the positive half phase is 180 degrees out of 
phase with that applied to drive the negative half phase. 
To follow the operation of this power stage assume that Q1 is on. 
causes current to be drawn from +V through blocking diode CR1 and 
transistor Ql and on through the filter and load to ground. 
drive signal to Q1 reverses ,  the drive to Q2 also reverses  to turn this 
negative phase switch on. 
is drawn by the filter and load, no current wi l l  flow in Q2 at the instant i t  
is turned on. 
must find a path to  allow it to continue flowing in the same direction it had 
been. This path is down through C2, up through CR4 and through the load 
and filter. 
ac ross  the inductor is reversed because it becomes the source of energy 
to keep current  flowing in the same direction. 
to zero,transistor Q2 takes over and current is drawn from ground through 
the load and filter, through the blocking diode CR3 and the transistor Q2 
and to the negative supply voltage. 
each cycle of the ca r r i e r  frequency of the P W M  signal. The L-C filter 
removes the ca r r i e r  frequency and its harmonics and sidebands and the 
400 cps voltage waveform appears across  the load. 
This 
At the time the 
However, because of the lagging current  that 
Instead, the current that has built up in the filter and load 
During the time current flows through this path, the voltage 
When this current reduces 
This same action then repeats for 
10 
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If it were’ for the reactive curren-s that a r e  present because of the 
nature of the filter and load, the reactive diodes, CR2 and CR4, and 
the reactive capacitors, C1 and C2,would not be required. 
components to  form a path for these reactive currents, high voltage tran- 
sients and excessive waveform distortion would result. 
Without these 
Capacitors C1 and C2 would not be required if the source of +V and -V 
were a storage battery which can handle reverse  currents.  
a r e  to assume that the source of power may be of a type that cannot pass 
current in the reverse  direction. 
However, we 
Solar cells fall into this c lass  of sources.  
B. TRANSISTOR CONSIDERATIONS 
It w i l l  be seen that the power transistors a r e  the limiting devices in the 
PWM power stage. 
the specified undistorted power output for each phase of the PWM inverter, 
the general characteristics for each transistor without safety factors 
would be a s  follows: 
For a single pair of t ransis tors  to efficiently provide 
Voltage Rating 400 volts 
Current Rating 70 amps 
Switching Character is tics 
Delay & Rise Time 1 microsecond 
Storage & Fall Time 1 microsecond 
. 01 ohms Saturation Resistance 
Since no t ransis tors  having these characterist ics a r e  presently available, 
certain compromises must be made. 
these compromises a comparison of three power t ransis tors  that either 
were o r  a r e  now available wi l l  be made. Refer to Table 1. 
Before considering the extent of 
The RCA developmental-type TA 2110 was withdrawn from the market  prior 
to  the present contract work but is included here for additional comparison. 
Considerable testing and evaluation of the 2N2583 transistor in the PWM 
power stage has been done on this program, details of which will be pre- 
sented in the following sections of this report .  It should be noted that 
production of the 2N2583 was discontinued during October, 1965. About 
this time evaluation of the selected DTS-0710 transistor w a s  started. 
is  the device that is presently working in the power stage of the low power 
design ver ificat ion breadboard. 
This 
12 
TABLE 1. Comparison of High-Power High-Voltage 
Switching Trans i s tor s 
Se 1 ec t ed 
TA2110 2N2583 DTS- 0710 
(RCA) (Delco) (Delco) 
Collector Voltage 400 5 00 500 
Collector Current (amps) 10 10 5 
Power Rating (watts) 15 0 150 10 0 
Turn-on Time k s e c . )  1 2 .1  1 
Turn-off Time (ysec. ) 1.5 3.2 1.5 
Saturation Resistance (ohm s )  0.1 0. 1 0.12 
Notice f rom the above charts that all of the t ransis tors  that were con- 
sidered fall short of providing a safety iactor of two on their voltage 
ratings. 
siderable circuit complexity had to be incorporated to operate two tran- 
s i s tors  in ser ies .  
appropriate approach for the present program. 
Either a compromise had to be made on this safety factor o r  con- 
The reduction in safety factor was selected as the most 
The second obvious discrepancy between the required rating and the rating 
of an available device is in the current handling capability. 
necessary that seven 2N2583 transistors be operated in parallel for each 
half phase, and for the DTC-0710, fourteen must be placed in parallel fo r  
each half phase of the inverter to provide the specified power output. 
Here it was  
The third rating of concern is the switching characterist ic of each tran- 
s is tor .  
found that a very considerable discrepancy existed between the turn-off 
times measured in the power s t age  circuit as compared with those times 
listed in the manufacturers data sheets. Because of the longer storage 
times, extensive circuit development and testing was done to find the best 
way to overcome this limitation. Even so, it w a s  necessary  to reduce the 
ca r r i e r  frequency from lOKC to 7KC so that a reasonably high index of mod- 
ulation could be used. 
widths that must be handled by the power stage t ransis tors  get narrower.  
As the modulation index goes down the filter size increases and the peak 
voltage that appears ac ross  the t ransis tors  goes up. 
During the testing with the 2N2583 and the DTS-0710, it was 
As the modulation index goes higher, the pulse 
13 
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C. POWER STAGE EVALUATION 
The power stage of the single phase design verification breadboard con- 
tains four power transistors.  
parallel  for the positive half phase while the other two were connected in 
parallel  for the negative half phase. (See Figure 3 for the general single 
phase power stage configuration). The power stage was fabricated on two 
heat sinks with each heat sink containing one positive and negative power 
transistor.  The required blocking diodes, reactive diodes, and zener 
diodes were also mounted to these heat sinks. One balancing reactor was 
used for each half phase. 
for  this low power breadboard were determined from a previous computer 
study. 
ohm load impedance. 
Two of these transistors were connected in 
The output filter inductor and capacitor values 
These values are 470 microhenries and 29 microfarads for a ten 
An a i r  core inductor design w a s  used. 
The output drive transformer design was given special attention since it 
mus t  be capable of passing this pulse width modulated waveform with a 
minimum amount of distortion. Therefore, the transformer must have a 
frequency response f rom 400 cycles to a t  least  200KC. Two drive trans- 
formers  were fabricated and operated in the dr iver  stage. 
transformer design had its primary and secondary windings separated 
with its secondary wound over the primary. 
former into a 2 . 5  ohm non-inductive load was approximately 4 . 5  micro- 
seconds. 
pr imary and secondary windings in order  to minimize the transformer 
leakage inductance. 
found to be 3 microseconds. 
laminations to form a square  stack. 
The f i r s t  
The r i s e  time of this trans- 
The second transformer design utilized interleaving of the 
Its r i s e  time into a 2. 5 ohm non-inductive load was 
Both transformer designs used EI-375-6H 
An alternate driver stage approach utilizing current feedback was investi- 
gated and compared with the proposed voltage drive approach. 
of this investigation revealed that a slight increase in the driver stage 
efficiency would be obtained with this current feedback approach. 
the increase in circuit complexity required to implement this approach 
more  than nullifies the slight advantage in efficiency. Therefore, the 
voltage drive approach was used. 
The results 
However, 
A reactive current  capacitor was placed across  each of the two high voltage 
DC power supplies. 
255 microfarads each. 
of Section VII. 
blocking diodes were placed in the outputs of each of these DC supplies so 
that their internal f i l ters were isolated from the reactive currents of the 
power stage. 
The value for these capacitors was calculated to be 
Their sizing is discussed in detail in Appendix A 
In order to simulate the DC-DC converter more  closely, 
The low level logic circuitry was connected to this power stage to complete 
14 
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the low power breadboard. 
input voltages in order  to determine its operating characterist ics.  Al- 
though the inverter appeared to operate properly, large short  circuit 
currents were observed in the collectors of the four power transistors.  
The duration of these short circuit currents ranged from three to ten 
microseconds. In order to simplify the investigation of this problem, the 
'power stage was reduced to two transistor switches and their associated 
circuitry. The load resistance was changed to 20  ohms while the AC 
filter inductor and capacitor were changed to 0.84 millihenries and eight 
microfarads respectively. It was found that these short  circuit currents 
were caused by the finite switching times of the 2N2583 power transistors. 
The storage and fall times of these power transistors a r e  usually longer 
than their delay and rise times. Therefore, the transistors in both half 
phases for this power stage canbe conducting simultaneously for the time 
differential between these turn-on and turn-off times, placing a short  
circuit across  the two DC supplies. The magnitude of this short  circuit 
current is limited by the external circuit, the DC supply impedance and 
the base drive current to these power transistors.  In this circuit the 
base drive current is limited to a value sufficient to switch ten amperes  
peak collector current and still maintain a small collector to emitter 
voltage drop. 
case for these short  circuit currents, the power t ransis tors  go out of sat-  
uration and larger  voltages appear across  their collector to emitter 
junctions, limiting the short circuit currents. Large peak powers a r e  
generated in the junctions of these power t ransis tors  which will'cause them 
to fail if their peak power ratings a r e  exceeded. 
sistor failures that occurred during the testing of this breadboard have 
been caused by these short circuit currents.  
This breadboard was then operated a t  low DC 
As the collector current exceeds ten amperes,  as i s  the 
Most of the power tran- 
A large discrepancy in the switching times occurred for these power tran- 
s is tors  when they were tested in the Delco test  circuit and when they were 
used in the pulse width modulated power stage. 
especially the transistor storage times were found to be two to four times 
longer when the transistors were operating in the power stages. 
increases in the switching times further aggravated this short circuit 
current problem and reduced the maximum modulation index, M, that 
could be used. 
switching times a r e  essentially independent of the type of load that is used 
in the collector circuit as long as  the collector current has the same 
magnitude. However, the switching times a r e  reduced as the collector 
current magnitude is increased for  a fixed base drive current.  This is to 
be expected since the power transistor comes progressively out of satura- 
tion as this collector current is increased. These results st i l l  did not 
account for the large switching time discrepancies. 
leakage inductance and the available sweepout voltage in the constant 
voltage base drive circuits were major factors in causing these long 
The switching times and 
These 
A detailed investigation of this problem revealed that these 
It w a s  found that the 
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switching t imes.  
were investigated in an  attempt to eliminate these problems and maintain 
high power stage efficiencies with a minimum amount of waveform dis- 
tortion. The following circuit  configurations and techniques were tried 
with varying degrees of success. 
Therefore, modifications of the base drive circuitry 
1. Delayed Turn-on Using Timinp Core 
A time delay circuit was placed in the base drive circuitry of each power 
t ransis tor  as shown in Figure 4. This time delay is made longer than the 
maximum switching time differential that occurs between the power t ran-  
s i s tors  in order to eliminate the short  circuit  problem. Therefore, each 
base drive turn-on signal is delayed to each of the power t ransis tors  SO 
that the previously conducting trans istor will turn off before the base 
drive turn-on signal is applied to the t ransis tor  in the opposite half phase. 
Examining this circuit  fo r  the unmodulated case reveals that the output 
voltage of the drive transformer, T1, is a lOKC square wave. When this 
voltage becomes positive, current to the power transistor base is delayed 
by saturable reactor T2. In order to prevent power t ransis tor  Q1 f rom 
being turned on by the reactor ,  T2, exciting current, the base end of its 
se t  winding, Nl, is returned through the parallel  combination of R2 and 
G2 to a point that is more negative than the emitter of G1. After an eight 
to ten microsecond time delay, the reactor saturates  and positive turn-on 
current  is provided to  the power t ransis tor  base through the parallel  com- 
bination of R1 and C1. When the transformer voltage reverses ,  the power 
t ransis tor  base circuit is  reversed biased, sweeping the charge out of the 
base-emitter junction through fast-recovery diode CR1 and r e se t  winding 
N2. The resulting reverse  current that occurs during this sweepout time 
aids  in resetting T2. The saturable reactor is also rese t  by the reverse  
current flowing through the parallel combination of R2 and C2 and windings 
N1 and N2 during this negative ha l f  cycle. 
The short  circuit  currents were eliminated with this circuit  for both the 
unnlodulated and modulated cases.  
sistors, however, required that the time delay be set  for a t  least eight 
microseconds. This long time delay limited the maximum modulation 
index to  0.7.  A modulation index greater than this caused the loss  of the 
minimum-width pulses and introduced additional harmonic distortion to the 
400 cycle power frequency which would require additional filtering to re- 
duce. 
modulation indexes to be obtained, but short  circuit  currents began to 
appear. 
cause the power t ransis tors  to  turn off fas te r .  
The long switching times of the tran- 
Reduction of the time delay below eight microseconds allowed higher 
For  this reason it seemed necessary to find a method that would 
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2 .  Drive Circuit Using Timing Core and Base-Collector Diode 
A modification of the base drive circuit described above is shown in 
Figure 5. 
t ransis tors  out of saturation by diverting some of their base drive current 
to the collector. The ser ies  base drive resis tor  w a s  divided into two 
resis tors ,  R1 and R2. After the t ime delay during the positive half cycle, 
full base drive current is available to the power transistor. At this time, 
fas t  recovery diode CR2 is reversed biased. 
potential drops below the pcteztial a t  the jacction between R1 and R2, diode 
CH2 becomes forward biased, diverting some of the base current into the 
collector circuit. 
on the R2/R1 ratio selected and wi l l  become larger  a s  the R2/R1 ratio is 
increased. 
This circuit uses a high speed diode clamp to keep the power 
However, as the collector 
The amount of base current that will be diverted depends 
The transistor switching t imes  and especially its storage time were effec- 
tively reduced by operating these power t ransis tors  out of saturation. The 
minimum time delay of the saturable reactor could be reduced to five 
microseconds before short circuit currents  began to appear. A maximum 
modulation index of 0.  8 was obtained before the minimum-duration pulses 
began to disappear. 
power stage which consisted of one power transistor in each half phase. 
Although improvements in efficiency and modulation index were obtained, 
they were still below the required levels of 90% efficiency and a modulation 
index of 0 .9 .  Therefore, further improvements in the base drive circuitry 
were required in order  to obtain transistor switching times that approach 
their tes t  condition values. 
An overall efficiency of 80% was  obtained for  the 
3 .  Split Output Fi l ter  Inductor Approach 
The AC filter inductor w a s  split up and placed in each half phase in an 
attempt to limit the rate of r i s e  of this short circuit current as shown in 
Figure 6 .  The original voltage drive circuit was used to supply the base 
drive current. The reactive current diodes CR2 and CR6 were connected 
in a cross-coupled configuration to provide a reactive current path for 
these split inductors. 
filter inductors wi l l  be required to ca r ry  unidirectional load current as 
well as the current that develops during the short  circuit conditions. 
circuit operates as  follows: 
Examining this circuit reveals that the individual 
The 
a) Assume transistor Ql is just  turning on while transistor Q2 is 
just turning off. 
b) At this time a short  circuit occurs between Q1 and Q2 placing 
inductors L1 and L2 across the two DC power supplies (+V, -V). 
During this short  circuit time interval the inductors limit the ra te  
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of current r i s e  to a low value, determined by the L/R time con- 
stant of the circuit. 
During the same time interval, the load current s tar ts  to flow 
through Q1, L1, load, and C5 for a unity power factor load. 
After the storage and fall times of Q2 have elapsed, it turns off, 
and the short  circuit path is removed. 
However, inductor L2 t r ies  to maintain this short  circuit current  
level by reversing its polarity and diverting i ts  current through 
the parallel current paths composed of CR2, CR1, Q1 and L1, and 
CR2, C2, load and C5. 
The reverse  procedure occurs when 
turning on. 
Q1 turn off and Q2 is just  
An equilibrium point is  obtained for  the magn tude of the short  circuit 
current that is determined bytheL/R ratio af the parallel discharge path. 
The resultant energy storage of these inductors caused by the short  circuit 
currents  reduced the efficiency of the power stage and distorted the load 
voltage waveform, although the short  circuit current was minimized. 
This basic circuit approach was modified in a number of ways in order  to 
improve the power stage efficiency. However, an efficient usage of the 
energy stored in the inductors due to the short  circuit currents was not 
obtained with these approaches. 
4. Current Sense and Drive Inhibit Approach 
Various current feedback sensing circuit approaches were tried in an  
attempt to eliminate the short circuit problem and to simplify the drive 
circuitry. 
transformer to sense the individual current  pulses that occurred when the 
power transistors in each half phase w e r e  turned on. 
current transformer was placed in the common line between the power 
transistor and the AC filter - reactive diode combination. 
ponding voltage pulses developed on the secondary windings of this current  
transformer w e r e  used to inhibit the drive signals to the transistor in the 
half phase that was trying to turn on until the transistor in the opposite 
half phase had  completely turned off. The short  circuit currents were 
effectively eliminated over the major portion of each power frequency 
cycle. 
as the 400 cycle current waveform crossed through zero. 
very sensitive and stable circuit would be required on the secondaries of 
this current t ransformer in  order to amplify and clip these very low level 
The most promising of these approaches utilized a current 
Therefore, the 
The corres-  
However, short circuit currents appeared a t  the low current levels 
Therefore a 
21 
current pulses. 
would increase the complexity of thiscircuit approach. 
the constant voltage base drive circuit used in this approach will be r e -  
quired in order to reduce the power transistor switching times so that a 
higher modulation index and improved power stage efficiency can be 
obtained. 
terminated because of the circuit complications that were encountered. 
The additional amplifier and level sensing circuitry 
Improvements in 
Further investigation of these current feedback approaches was 
5. Delaved Turn-on Using Shunt Transistor 
The basic delayed turn-on base drive circuits,  discussed in Sections 1 and 
2 were modified to  improve the base current rise time that is applied to 
the power t ransis tors  in order  to reduce their turn-on switching losses .  
Figure 7 is a schematic of this circuit approach. 
base current is limited by the L / R  ratio established by the transformer 
leakage inductance and winding resistance,  lead inductance and resistance, 
and the equivalent load resistance.  Examining this circuit  reveals that 
the time delay a t  turn-on is facilitated by the shunting transistor,  Q1, 
ra ther  than the se r i e s  saturating reactor used in Sections 1 and 2. The 
time delay is generated by saturating t ransformer T2 which is driven from 
the same drive circuit  as the normal drive transformer,  T1. As the voltage 
at the secondary of T1 goes positive, a voltage is applied to the base of 
shunt t ransis tor  Q1 f rom transformer T2. The emitter of Q1 is returned 
to a voltage which is m o r e  negative than the emitter of power t ransis tor  
Q2 so that its base-emitter junction remains reversed biased while Q1 is 
conducting. Therefore, during the delay time while Q1 is conducting, the 
base current is diverted from the power t ransis tor ,  Q2, keeping i t  turned 
off. 
switched into the base of Q2. Since the delay time is longer than the 
voltage r i s e  time a t  the secondary of T1, almost full b a s e  current is 
switched into the base of Q2 with a significant reduction in the base current 
r i s e  time. A clamping diode, CR6, (discussed in Section2) is used to 
decrease the storage and fall times of power t ransis tor  Q2 by keeping it 
slightly out of saturation. 
The rise time of the 
At the end of the delay time, Q1 s tops conducting and the current is 
The base current r i s e  times were reduced to between 0 . 2  and 0 . 4  micro- 
seconds for  this drive circuit approach compared with current r i s e  t imes 
of between 1.5 and two microseconds that were obtained for the delayed 
base drive circuits in Sections 1 and 2. 
was possible to use a single drive transformer,  T1, for  one complete phase. 
Only the par t s  included in the dotted section must be repeated for each 
parallel  power t ransis tor  stage. A new drive txansformer designed to 
handle a complete phase was constructed with the additional bias voltage 
windings. 
one and 1.5 microseconds with a 7 ampere non-inductive load. 
With this circuit in Figure 7, it 
The transformer output r i s e  time was measured to be between 
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Electrical data at unity and 0 . 7  power factor  load conditions were obtained 
for the power stage using this base drive approach and i s  tabulated in 
Table 2. The data was taken for one pair of 2N2583 power t ransis tors  
with no parallel stages and no balancing reactors .  
efficiencies that were obtained a r e  higher than those obtained by using 
the drive circuits previously discussed. 
improvement in the base current r i s e  time which reduced the turn-on 
losses .  
The power stage 
This w a s  mostly due to the 
6. Parallel  Operation Using Shunt Delayed Turn-on Drive 
The circuit described in Section 5 was selected to be used to provide the 
base drive current for operation of two power transistors in parallel in 
each half phase of the power stage. 
used to force proper current sharing in the parallel set  of t ransis tors .  
Although these balancing reactors were very effective in equalizing the 
load current among the paralleled trans istors during their conduction 
times, current unbalance problems occurred during the power transistor 
switching times. 
t imes w a s  caused by inherent differences in the delay and r i s e  times and 
storages and fall times of these power transistors.  The majority of this 
current unbalance occurred during the storage and fall times where the 
peak load currents occur f o r  lagging power factors. Also, the turn-off 
t ime for  these power transistors is usually considerably longer than their 
turn-on time and the forward base drive r i s e  time in this circuit is  very 
fast so that the paralleled transistors turn on together. 
Here a set  of balancing reactors were 
The unbalance in load current during these switching 
The unbalanced turn-off time problem can be quite severe when considering 
several  transistors operating in  parallel, because the transistor having 
the longest storage and fall time must assume the collector currehts of the 
other transistors which turned off f i r s t .  Therefore, in the case-of N 
paralleled transistors,  the current that t r ies  to flow through the slowest 
device can be as high as  N times its normal peak value. 
peak currents and hence peak powers can be created in the slowest tran- 
sistor for this difference in turn-off time because it will be base drive 
limited for a collector current of slightly greater than ten amperes.  De- 
gradation of the transistor junction and evantual failure will  occur for the 
slowest transistor unless this  current unbalance problem can be eliminated. 
Various circuit modifications were tried in order  to eliminate this current  
unbalance problem and still maintain high power stage efficiency with a 
minimum amount of waveform distortion. 
Thus very large 
The f i rs t  attempt to eliminate this current unbalance problem was to re- 
place the original balancing reactors with larger  ones which were designed 
to support 200volts for ten microseconds. 
l imit  the peak current in the slowest transistor,  but only limited the r a t e  
These new reactors did not 
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TABLE 2. Data and Conditions for Two (2) 2N2583 Transis tors  
Operating in Power Stage with Delayed Turn-On 
Using Shunt Transis tor  
Case I Case II Case 111 
DC Input Volts 140 140 140 
Car r i e r  Frequency 10 KC 10 KC 7KC 
Modulation Index 0. 7 7  0 .77  0.83 
Power Factor 1.0 0 . 7  1. 0 
Power Out (watts) 300 220  350 
Fil ter  Inductor 0.84 mh 0.84 m h  1.06 mh 
Fi l ter  Capacitor Wf 8Pf 8r f 
Power Stage Efficiency 86oJo 85% 88% 
25 
of r i s e  for this unbalanced current. 
were impressed across  the faster power transistors during these 
switching intervals. 
to protect them from these large induced voltages; however, additional 
losses  will occur if  larger  balancing reactors a r e  used. Therefore, the 
use of larger  volt-second balancing reactors was not the solution to this 
current  unbalance problem. 
In addition, large induced voltages 
Zener diodes a re  placed across  the power t ransis tors  
7 .  Parallel Operation Using Separate Fil ter Inductors andReactive Diodes 
An approach which worked quite well in eliminating the turn-off current 
unbalance was to split the filter inductor into a s  many parts as there a r e  
parallel stages in each phase. 
The value of each of these filter inductors will be N times the value that 
would be required for one common filter inductor, where N is the number 
of paralleled filter inductors required. 
needed for each of these inductors in order  to provide a continuous path 
for  the reactive currents.  
i t  required separate base drive circuits for  the positive half phases in 
order  to maintain the required isolation between the paralleled power tran- 
s is tors .  
the number of circuit components required. A common base drive circuit 
could be used if  a P N P  complimentary power transistor could be found 
tha t  would replace the present N P N  power transistors in the positive half 
phases. However, an extensive investigation revealed that no P N P  power 
transistor was available that could match the power transistor specifi - 
cations required. 
This circuit approach is shown in Figure 8. 
Separate reactive diodes were 
A basic disadvantage of this approach was that 
This eliminated the common base drive approach and increased 
The split inductor approach was tried on the two parallel stages in the 
laboratory and w a s  successful in eliminating the current unbalance. 
the fastest transistor,  say Q1, turned off, the voltage across  its inductor 
reversed and current passed through the associated reactive diode. 
Current through the slowest transistor, Q2, did not increase during this 
time interval because of the isolation provided by the separate filter 
inductors. 
the power transistors if clamping diodes were used in the base drive 
circuitry to keep the power transistors partially out of saturation. The 
separate blocking diodes prevent the base drive currents for  each power 
transistor f rom flowing in the other power transistor circuits. 
additional fas t  recovery blocking diodes will furrher increase the number of 
power stage components required. 
quite well in eliminating the current unbalance, it resulted in a very 
complex circuit that has a large par ts  count when more than three power 
t ransis tors  a r e  paralleled for each half phase. For example, the criginal 
par t s  count for the propos ed 5 KW, three-phase power stage and filter was 
255. Using this approach, the parts count increased to approximately 550. 
A s  
Separate blocking diodes were found to be required for each of 
These 
Although this circuit approach worked 
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Therefore, a better solution was sought for this current unbalance problem. 
8 .  Series Delay Turn-on and Forced Turn-off 
Discussions with Delco, the manufacturer of the 2N2583 power transistor 
that was selected for the power stage, revealed that higher reverse  bias 
voltages and sweepout currents can be used to reduce their storage and 
fall times. Therefore, the maximum reverse  base-emitter voltage of five 
volts specified in their  data sheets can be exceeded providing that the 
average power dissipation in Lhis junction is kept below 12 watts. 
indicated that they were not able to predict transistor performance by 
testing them in a simple switching t ime circuit with a resist ive load. 
found that the storage time varied significantly a s  a function of the circuit 
configuration used. 
s i s tors  in our circuit in order to select  transistors for a narrow range of 
storage times and matched gains. 
minimize this current unbalance problem without resorting to any circuit 
modifications. However, they indicated that the yield for these matched 
t ransis tors  would be very low, thus effecting delivery time and cost. A 
new part  number would be assigned to this selected transistor,  so that 
subsequent t ransis tors  could be ordered f rom this specification. 
They 
They 
Their only suggestion was that they test  their tran- 
These selected t ransis tors  would 
It was decided for the present  that matched transistors would limit the 
usefulness of this inverter because of the low yield that would be obtained, 
Therefore, a further modification of the power transistor base drive 
circuit was made in order to reduce the storage time by increasing the 
sweepout currents and provide some control in matching their switching 
t imes.  
Figure 9. A ser ies  switching transistor, Q3, was used to delay the turn- 
on current to the power transistor, Q1, while the shunt transistor,  Q2, 
provided a path for the power transistor sweepout current when it  was 
turning off. 
f rom the isolated power supply, V1, while the sweepout current was 
obtained from the isolated power supply, V2. The drive transformer,  T1, 
modulated the series switching transistor with the pulse width modulated 
waveform. 
because of the gain of transistor Q3 which resulted in a very low L/R ratio. 
Both the isolated DC power supplies, V1 and V2, and their lead wires must 
have very low self-inductances in o rde r  to keep the current r i se  times to 
one microsecond o r  less .  
have switching times that a r e  a t  least  five times faster than the power 
t rans  i s tor s . 
A simplified base drive circuit for one half phase is shown in 
Forward drive current to the power transistor was obtained 
Very fast r i s e  times were obtained f rom this drive transformer 
The ser ies  and shunt transistors,  Q 3  and Q2, 
Using this base drive circuit, power transistor switching speeds and 
efficiency data were taken on the power stage that had only a single pair 
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of power t ransis tors .  
an average of three microseconds a t  full load current of ten amperes  when 
the reverse  bias power supply, V2, was increased to minus eight volts. 
Further increase in the magnitude of this negative bias only resulted in 
increased dissipation in the base-emitter junction and did not cause any 
fur ther  decrease in the transistor storage time. 
in the power transistor storage time at  full load was obtained with this 
circuit. 
zener diode circuits around each power transistor were helpful in obtaining 
these storage t imes by eliminating this path for the collector to base 
current that occurred during sweepout. 
diodes also improved the switching speeds of the zener diodes by minimizing 
their shunt capacity effects. 
The power transistor storage time was reduced to 
A significant reduction 
Blocking diodes placed in ser ies  with the overvoltage protection 
These fas t  recovery blocking 
The efficiencydata w a s  taken with a unity power factor load and is tabulated 
in Table 3 .  
obtained in Table 2 for the base drive circuit described in Section 5. This 
improvement in efficiency can be attributed mainly to the decrease in the 
turn-off losses which resulted f r o m  the reduction of the storage time. The 
losses associated with the A C  output filter were included in these efficiency 
measurements.  
The resultant efficiency of 90.270 was 2 . 2 %  higher than was 
Unlike the base drive compensation offered by the base-collector diodes in 
the drive circuit described in Sections 2 and 5, the storage time will not 
be compensated in this base drive circuit approach since the base drive 
current will remain constant independent of the collector current. 
fore,  the power transistor storage time will increase as the collector 
current decreases with load. 
collector current is zero.  
case when the power stage is modulated in order to prevent short circuit 
currents f rom occurring between the transistors in each h a l f  phase. 
There- 
The longest storage time will occur when the 
Thus, the time delay must be adjusted for this 
Two power transistors were connected in parallel for each half phase, as 
shown in Figure 10. 
half phase. 
have been reduced by using this base drive circuit, the turn-off time 
current unbalance problem still existed to a small degree. 
turn-off time differential can be as high as two to three microseconds during 
which time the slowest transistor wil l  be required to c a r r y  the full load 
current.  The storage and fall times of these power t ransis tors  can be 
adjusted to a certain extent by adjusting the magnitude of the sweepout 
current in each transistor.  This can be accomplished by adjusting the 
values of the shunt res is tors ,  R2, R4, R6, and R8. To reduce the tran- 
s is tor ' s  storage and fall times, the value of i ts  associated resis tor  must 
be decreased. 
storage and fall times. The matching is usually attempted to the fastest  
One common base drive circuit was used for each 
Even though the storage and fall times of the power t ransis tors  
The maximum 
Increasing this resistance will  increase the transistor 
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TABLE 3 .  Data and Conditions for Two ( 2 )  2N2583 Transistors 
Operating in Power Stage Using Series Delay Turn-On 
and Forced Turn-Off 
DC Input Volts 
Carrier Frequency 
Modulation Index 
Power Factor 
Power Out (Watts) 
Filter Inductor 
Filter Capacitor 
Load Res istor 
Power Stage Efficiency 
150 
7KC 
0 .838  
1 . 0  
3 98 
1.06 mh 
8rf 
20 ohms 
90.2% 
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1, 
transistor in each half phase. However, limitations in the average power 
dissipation of the base-emitter junction and their avalanche breakdown 
voltages will create a compromise in this matching. 
CR1 through CR4, were added to block the shunting effects of R1, R3, R5, 
and R7 during the turn-off time interval. 
Fast recovery diodes,  
Trimming these shunt resistors,  RZ, R4, R6, R8, was effective in elimi- 
nating this current unbalance problem. However, this approach has the 
disadvantages that when one transistor fails and must be replaced, the 
new transistor must have its sweepout res is tor  adjusted to match the 
sw-itching times of the other transistors. 
The peak sweepout current for each power transistor varied from three 
to four amps. 
t ransis tors  Q2 and Q6 must be capable of switching currents as high as 
25 amperes  for seven power transistors in parallel. 
transistors,  Q1 and Q5, must be able to switch peak currents between eight 
and nine amperes .  
required €or the base drive circuitry for  this full power inverter. 
Therefore, for  the 5KW, three phase power stage, shunting 
The se r i e s  turn-on 
Twelve isolated low impedance DC voltages will be 
9 .  Clamping Circuits 
Clamping circuits were evaluated as an alternate means of eliminating 
this current unbalance in place of trimming the power transistor sweep- 
out currents.  
shunt the power transistors,  a r e  shown at points A-A' and B-B' of Figure 
10. 
and assume the load current as the transistors turn off. 
clampin g circuits were investigated to determine their effectiveness. 
Figure 10 should be used as a guide when examining these circuits. 
The connection for  these clamping circuits which essentially 
The clamps form a low impedance path across  the power transistors 
The following 
a )  The first clamping circuit tha t  was tried is shown in Figure 11. 
consisted of a capacitor which was used to divert  the unbalanced 
current at  turn-off. 
B-B' of Figure 10. 
by the conduction of transistors Q3 and Q4. At the end of the positive 
conduction period transistor Q3 starts to turn off before Q4. 
Q4 will then assume the full load current and its collector-to-emitter 
voltage begins to increase. However, capacitor C diverts this load 
current when ser ies  diode CR conducts. Therefore, as the voltage 
across  t ransis tors  4 3  and Q4 finally turns off, transistor Q4 turns off 
into a low voltage determined by the magnitude of the clamping 
capacitor, C. At this point, capacitor C charges up to twice the 
supply voltage as the load current is picked up by the reactive diode. 
Capacitor C remains charged until the beginning of the next positive 
conduction period when it discharges through t ransis tors  Q3 and Q4 
It 
This circuit was connected a t  points A-A' and 
Capacitor C is clamped to essentially zero  voltage 
Transistor 
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and resis tor  R. 
current with the values specified in Figure 11. However, additional 
transistor losses  were obtained because of the discharge currents of 
the capacitors. In addition, short  circuit currents occurred between 
the two half phases because the t ime constant of the capacitor and the 
AC filter - load combination exceeded the turn-on time delay of tran- 
s i s tors  Q7 and Q8 in the negative half phase. 
capacitor C to  less than 0.05 microfarads eliminated the short  circuit 
problem but the circuit was only partially effective in eliminating the 
unbalanced current a t  turn-off. 
more  of the load current and allow the slowest transistor to turn off 
into a lower voltage thus reducing its turn-off losses .  But this would 
require that the turn-on time delay be increased to a value that would 
eliminate the short circuit problem. The extension of this delay would 
require a reduction of the car r ie r  frequency in order to obtain a modu- 
lation index of 0.9.  This would, in turn, increase the AC filter weight 
and size. 
This circuit was effective in clamping the unbalanced 
Reducing the s ize  of 
A larger value of capacity will assume 
b) A modification of the clamping circuit described above is shown in 
Figure 12. 
res is tor  of the previous clamping circuit. The advantage gained with 
this circuit is that a n  external discharge path is provided for capacitor 
C by SCR-2, thus eliminating the additional losses in the power tran- 
s is tors .  
voltage by the conduction of t ransis tors  Q3 and Q4. At the end of the 
positive conduction period, transistor Q3 s ta r t s  to turn off before Q4. 
However, SCR-1 has been gated on with the reversal  of the power tran- 
sistor base drive voltage and will provide a shunting path for  the load 
current through capacitor C. Therefore, the voltage ac ross  tran- 
s is tors  Q3 and Q 4  is clamped down until Q4 finally turns off. Again 
transistor Q4 wil l  turn off into a low voltage determined by the size 
of the clamping capacitor, C .  At this point, capacitor C charges up 
to twice the supply voltage and SCR-1 turns off as the charging current 
falls below its holding current. 
the beginning of the next positive conduction period when SCR-2 is 
gated on, discharging capacitor C which in turn returns SCR-2 to its 
blocking state. 
This circuit uses twoSCR's to replace the diode and 
Capacitor C and SCR-1 a re  clamped to essentially zero  
Capacitor C remains charged until 
Identical results were obtained for this clamping circuit as were 
obtained for the previous circuit. Short circuit currents were elimi- 
nated when the capacitor value was made l e s s  than 0 .05  microfarads. 
The time constant of the capacitor, C, and the AC filter - load com- 
bination must be shorter than the turn-on time delay in order to allow 
SCR-1 to be in its blocking state before SCR-2 is gated on. 
a short circuit path will develop between SCR-1 and SCR-2 
which will damage the power transistors in the opposite ha l f  phase a t  
Otherwise, 
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the beginning of the next half cycle. The SCR's misfiredduring 
modulation when the DC source voltages were made greater than 
90 volts each. 
turn-on. 
the SCR's but they reduced the clamping effect of the circuit. 
These misfires were apparently caused by dv/dt 
Some improvement was obtained by placing R-C stubs across  
The power stage efficiency was  found to be lower when this clamping 
circuit was  used. This reduction in efficiency was apparently caused 
by the energy absorbed in the capacitor during turn-off which must be 
dissipated as a loss in SCR-2 when the capacitor is  discharged. 
Although this clamping circuit was effective in minimizing the unbal- 
anced current  during turn-off, the reduction in power stage efficiency 
and the time constant problem more  than nullifies its usefulness. 
Therefore, the ideal clamping circuit should have a large current 
capacity with very fast  switching t imes which a r e  independent of the 
AC filter and load parameters. 
c )  A slow recovery diode w a s  tried as a clamping circuit and is depicted 
in Figure 13. 
power transistor collector-to-base sweepout current which occurs  a t  
the end of the positive conduction period for transistors Q3 and Q4. 
This sweepout current flows up through the slow diode in the forward 
direction and then down through the collector-base junctions of the 
power t ransis tors  and back to the base circuit sweepout power supply. 
At the end of this sweepout time, as the fastest transistor,  Q3, begins 
to turn off, the slow recovery diode becomes reversed biased due to 
the increase in the collector-to-emitter voltage drop of Q4 when it 
begins to assume the entire load current. 
will then conduct the load current in the reverse  direction until it 
recovers i ts  blocking characteristics. During this recovery time, 
transistor Q4 is clamped down and will turn off into a low voltage, 
thus reducing its turn-off switching losses  and limiting the unbalanced 
current. 
of the load current for a fixed forward priming current. Therefore, 
as the load current was increased the recovery time became shorter 
for the unmodulated case.  
such as the IN2157, INl203, INl401, and IN3267 were tried in this 
clamping circuit with varying degrees of success. 
reverse  to forward current gains for these diodes ranged f rom five to 
ten. 
This diode was primed in the forward direction by the 
The slow recovery diode 
The diode reverse recovery time was found to be a function 
Different types of slow recovery diodes, 
The average 
The diode clamping circuit w a s  very effective in eliminating the un- 
balanced current problem at low load current levels for the unmodu- 
lated case. However, as  the source voltages were increased, which 
increased the load currents, the collector-to-base sweepout current 
became smaller  thus lowering the priming current in the slow recovery 
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diodes. 
tiveness of this diode clamping circuit which in turn increased the 
amount of current unbalance handled by the slowest transistor.  There- 
fore, an external priming circuit should be used to eliminate this 
problem. 
The reduction of this priming current decreased the effec- 
d )  A number of priming circuits were designed and tried for this slow 
diode clamping circuit. 
revealed that a constant priming current cannot be used under modu- 
lated conditions because the diode recovery time varies at a 400 cycle 
ra te  with the load current. Therefore, a s  the load current amplitude 
goes to zero  the diode recovery time becomes longer than the fixed 
time delay of the base drive circuit. 
currents between this slow recovery diode and  the power t ransis tors  
in the opposite half phase. Therefore, the magnitude of the priming 
current must be proportional to the load current and should be in 
phase with it for loads of any power factor. 
recovery time f o r  the slow diodes throughout the modulated cycle which 
will eliminate these short  circuit conditions. Such a circuit is depicted 
in Figure 14. 
current that is switched by the power t ransis tors .  A priming current 
whose magnitude is determined by the turns ratio of this current trans- 
former flows in the forward direction through the slow recovery diode, 
the power transistors (Ql and Q2), and then back to the current trans- 
former secondary. At the end of this positive conduction period tran- 
sistor Q 3  s ta r t s  to turn of€ before Q4. 
gated on with the reversal  of the power transistor base drive voltage 
and will provide a shunting path for the load current which passes in 
the reverse  direction through the slow diode. The priming current in 
the secondary of the current transformer i s  diverted through SCR-1 a t  
this time. 
current in the reverse  direction until i t  recovers its blocking charac- 
terist ics a t  which time the load current drops to zero in the current 
transformer, allowing SCR-1 to return to its blocking state. During 
this recovery time, transistor Q4 is  clamped down by the slow diode- 
SCR combination and will turn off into a low voltage, thus reducing its 
turn-off switching losses and eliminating the unbalanced current. Fas t  
recovery diodes a r e  shunted around the current transformer secondary 
windings to insure a continuous current path. 
The results obtained from these circuits 
This results in short circuit 
This will  result in a fixed 
In this circuit, a current transformer senses the load 
However, SCR-1 has been 
The slow recovery diode will continue to conduct the load 
This diode clamping circuit was very effective in eliminating the unbal- 
anced currents in the slowest transistor for  any source voltage and 
modulation index level. 
current transformer turns ratio was nominally se t  for 4:1, thus making 
the priming current one-fourth of the load current.  
A IN1203 slow recovery diode was used. The 
The resultant 
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diode recovery time was about four microseconds for all parts of the 
pulse width modulated waveform. The recovery time can be reduced 
by increasing the turns ratio of the current transformer thus reducing 
the priming current.  However, the slowest power transistor will 
turn off into a larger voltage, increasing its switching losses.  
overall useful load capacity for each half phase will  be reduced by the 
amount of priming current required for the slow diodes. Therefore, 
diodes with la rge  reverse  to forward current gains should be selected. 
This clamping circuit will  be given further consideration in the final 
breadboard design as a possible means of eliminating the turn-off 
current unbalance in the power t ransis tors .  
The 
D. SELECTED CONFIGURATION 
1. Power Transis tors  
As indicated previously, production of the Delco 2N2583 transistor has 
been discontinued. Just  prior to this, several  meetings were held with 
representatives f rom Delco to discuss the use of these t ransis tors  in the 
P W M  power stage. After presenting our circuit application in detail and 
discussing the problems that were encountered, they concluded that the 
2N2583 t ransis tors  would be operating in excess of their power ratings a t  
f u l l  collector voltages of 400 volts during their  turn-off switching t imes.  
They indicated that the maximum power dissipation curve of 150 watts 
shown in the output characterstics graph illustrated in the engineering 
data sheet for the 2N2583 transistor was in e r r o r  and that the power dis- 
sipation capacity was much lower a t  these voltage lev els.  The maximum 
power dissipation for the collector voltage level of 400 volts should not 
exceed 30 watts. The reduction in the maximum power dissipation capa- 
city a t  the higher operating voltage is caused by the increase in the thermal 
res is tance of the transistor junction which resul ts  f rom an apparent 
reduction in the usable wafer thickness. 
wafer thickness is caused by the la rge  electric fields established by these 
collector voltages. 
This apparent reduction in the 
The sustaining voltage of 325 volts for this 2N2583 power t ransis tor  pre-  
sented another application problem in the P W M  power stage. This is the 
maximum voltage that can appear ac ross  the power t ransis tor  when it is 
switching off collector current and still remain in the positive resistance 
region. 
s is tor  will turn off any type of load current when a reverse  base current 
is applied. However, for supply voltages that a r e  greater  than the sus- 
taining voltage, this load current will decrease and pass through a negative 
resistance region where it wil l  remain at a given level determined by the 
power t ransis tor  characteristics. 
Fo r  voltages less  than the sustaining voltage, the power tran- 
A high dissipation will occur in the 
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t ransis tor  junction a t  this current leve l .  
this point of high dissipation a s  the reverse  base current is increased. 
However, the emitter current w i l l  be further concentrated by the increase 
in the reverse  base current, causing the heating to become more  localized 
in this junction. 
level before a crit ical  emitter current density is reached, a localized 
burnout of the transistor junction will occur,  
325 volts, the collector current will "break away" and go to zero  at a 
r eve r se  base current which is less  than that required to cause the tran- 
s is tor  junction to fail. 
will be present in our po\iiier stage circuit, the probability of t ransis tor  
fa i lure  caused by this local burnout will be increased considerably. 
The t ransis tor  will remain at 
If the collector current fails to "break away" from this 
At the sustaining voltage of 
However, a t  the collector voltage of 400 volts that 
Previous indications were that the 2N2583 t ransis tor  could be selected for  
higher voltages and also for matched gains and switching times. However, 
due to manufacturing difficulties a t  Delco, this was not possible. 
technical representatives from Delco strongly recommended that serious 
considerations be given to their DTS-0710 transistor, which is similar to 
the 2N2583 except that its collector current rating is five amperes  and i t  
is packaged in a TO-3 case rather than a TO-36 case. 
s is tor  offers the following advantages: 
The 
The DTS-0710 tran- 
I 
aj It is produced in sufficiently large quantities to allow selection 
for higher sustaining voltage, higher collector breakdown voltage 
and matched gain and switching t imes.  
b) It is presently being used and qualified on at least  two military 
projects. 
c)  Its switching speed is slightly fas te r  than the 2N2583. 
Several engineering samples of the DTS-0710 power t ransis tors  selected 
for a sustaining voltage of greater than 400 volts were obtained and 
evaluated in the P W M  power stage. 
under conditions of ful l  input voltage using two t ransis tors  in parallel  in 
each half phase. 
DTS-0710 t ransis tors  would be suitable for u se  in the P W M  power stage, 
Delco announced that the 2N2583 was being discontinued, thus leaving the 
DTS-0710 as the only usable device for the power stage. 
Successful operation was achieved 
Immediately after it was determined that these selected 
2. Circuit Description 
The power stage circuit  configuration that has been selected for the 
deliverable breadboard unit is basically the same as was presented in 
Figure 10. 
in s e r i e s  with the power transistor base to provide a delayed turn-on which 
It uses  a fixed delay operating in conjunction with a t ransis tor  
4 2  
eliminates the short  circuit current problem A forced turn-off function is 
provided by a separate DC voltage and transistor switch and is effective 
in reducing the power transistor turn-off t ime to an acceptable level. 
course, for the complete 5KW inverter, 14 of the five ampere DTS-0710 
power t ransis tors  must be paralleled for each half phase. 
one drive circuit, such as Q1, Q2 and associated components as shown in 
Figure 10, is required for each half phase. Clamping circuits connected 
ac ross  points A-A' and B-B' will be used only if it is found that they are 
absolutely necessary to l imit  the peak powers occurring during the turn- 
off portion of each cycle. 
Of 
However, only 
3. Performance 
A total cf four Delco DTS-0710 power t ransis tors  wcze used in the power 
stage of the design verification breadboard. 
the sweepout res i s tors  was made to balance up the turn-off t imes of the 
parallel  units, thus preventing damage to the slowest transistor.  . 
A slight adjustment of one of 
Preliminary load tes ts  and efficiency measurements were made on this 
power stage for an  effective modulation index of 0.8 and a c a r r i e r  fre- 
qLency of 7 KC. Table 4 shows the various load conditions and source 
voltages that were used. A maximum power level of 650 watts was obtained 
from this power s tage  for both source voltages se t  for 190 volts and a load 
resistance of 17.5 ohms. The power stage was operated at this load level 
for 40 minutes without any adverse 
t ransis tor  heat sinks were only slightly warm to the touch during this 
operating time. 
each because the zener diode clipping circuits began to conduct current  
during too much of each cycle. At present the zener diode voltages were 
selectedfor 400 volts *570 so at the low end this voltage is 380 volts o r  
just  about the limit of twice the source voltage setting of 190 volts. 
zener diode voltages will be selected for higher voltage levels in the final 
breadboard design. 
taken in this power s t age  breadboard circuit. 
effects being observed. The power 
The source voltages were not increased above 190 volts 
These 
Figures 22,23 and 24 illustrate typical waveforms 
The preliminary efficiency measurements for  this power stage at various 
source voltage levels a r e  illustrated below. 
4 3  
TABLE 4. Efficiency Data For  Power Stage Using 
Four (4) DTS-0710 Transis tors  
Vin(+) I*(+) Vin(') Iin(') Pin (Total) Pout (Total) Eff. 
Volts Amps Volts Amps Watts Watts x 
15 0 1.43 150 1.375 420 3 78 90.0% 
18 0 1.68 18 0 1.63 595 5 34 89.9% 
19 0 1.79 19 0 1.75 6 7 2  594 88.5% 
- 'l'hese efficiency measurements were recorded €or an effective modulation 
index of 0.8, a ca r r i e r  frequency of 7 KC, and a load resistance of 20 ohms. 
The slight reduction in the power stage efficiency when the source voltages 
were increased to 190 volts is caused by the losses  in the zener diodes which 
were conducting two ampere spikes that had a time duration between 1 to 1.5 
microsecor-ds. Two 400 cycle fan motors were used as a load both with the 
20 ohm resist ive load and then alone. Both motors started and ran a t  their 
normal speeds for both conditions. The combined motor load current for 
both motors was 1.5 amps while their starting current was about 3.0 amps. 
Larger  single phase 400 cycle motors were not available a t  the time these 
tes ts  were made. 
E. OUTPUT FILTER DESIGN 
A low pass  L-C fi l ter  is required a t  the output of each phase of the PWM 
inverter to suppress the car r ie r  frequency component and its associated 
harmonics and sidebands while passing the 400 cycle power frequency com- 
ponent to the load. 
illustrated in Figure 15. The fi l terparameters,  inductor LF and capacitor 
CF, must be sized to reduce the total harmonic distortion to 570 maximum 
and the individual harmonics to 2'30 maximum for all load conditions. 
A typical low pass  fi l ter  and its load impedance a r e  
The generalized input impedance and voltage transfer function fo r  the 
steady state conditions were derived for this f i l ter .  
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The fi l ter  resonance frequency and equivalent impedance for various load 
conditions were also determined so that the filter currents could be mini- 
mized. 
1 
2 2 
w 4 + l r J  r R ,  
I 1  1 
L 
Z i n R = W R  4 RFLLZ + u; 
[+ + 
2 1  
I 
0 Eq. 3 
2 - 
Eq. 4 
GF 
Transient conditions were not investigated for this filter design since the 
P W M  inverter will  be "soft started" through its DC-DC converter power 
s e ction. 
The values for the fi l ter  inductor, LF, and capacitor, CF' were  calculated 
for a single phase full load capacity of 1667 watts at a line to neutral load 
voltage of 115 VRMS and a minimum power factor of 0.7, using the Equations 
1 through 4. 
used to determine the amount of attenuation that will  be required by the 
filter and is shown in Figure 16. 
ca r r i e r  frequency is the predominate frequency that must be suppressed. 
Its output voltage is 56.7% of the 400 cycle voltage. 
design was based on suppressing this ca r r i e r  frequency to 2% of the 400 
cycle fundamental and to minimize the low pass filter current under all 
load conditions. 
The P W M  frequency spectrum for a 0 . 9  modulation index was 
Examining this spectrum reveals that the 
Therefore, the fi l ter  
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A filter inductor resistance, RF, of 0.1 ohms maximum was assumed for  
these calculations. The resultant filter parameters were found to be 
LF = A flat spiral  air core  design was used for  
this f i l ter  inductor. Aluminum conductor s t r ip  1/2" wide by 0.5" thick 
was used to minimize the filter inductor weight. 
estimated to be three pounds andits finished diameter to be ten inches. 
The calculated winding resistance was found to be RDC= 0.053 ohms. 
This resistance was about h a l f  the estimated value used in the calculations. 
However, some eddy current loss will occur in this winding a t  these high 
frequencies and will be reflected as a n  equivalent, RAC, resis t ive corn- 
psnent that will add to the w**ding resistance, RDC, to increase the fi l ter  
inductor resistance. 
a fu l l  load current  of 20 .7  amps RMS at 0.7 power factor. 
0. 5 mh and CF = 24pfd. 
Its finished weight was 
The calculated inductor power loss was 23 watts for 
Metalized polycarbonate dielectric material  was selected for the AC f i l ter  
capacitor because of its low dissipation factor a t  high frequencies. The 
Sprague 260P se r i e s  capacitors were selected. 
capacitors (260 P40593T7) were placed in parallel  to obtain the required 
24fld capacity. 
to be 0.9 pounds. 
Six of the 4 p f d  - 300V 
The estimated weight for  these six capacitors was found 
The present f i l ter  parameters  (LF 
lated values for a given maximum load condition and have yet to be t r ied  
in the final breadboard system. 
capacity of the inverter is altered significantly. 
0.5 mh, CF = 2 4 H d )  a r e  only calcu- 
These parameters  will change if the power 
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V. DC - D C  CONVERTER 
Because the AC output voltage for this inverter is greater  than the DC input 
voltage and because there a r e  no power transformers in the power stage, it 
is necessary that a step-up DC-DC converter be incorporated in the unit. 
This converter was not breadboarded during the period covered by th i s  report. 
However, the general circuit configuration and many of the design details were 
selected. 
A. BASIC DESCRIPTION 
The basic converter a s  presently designed consists of two push-pull o r  
parallel  inverter stages operating at a frequency of 1 KC. 
stage provides half of the required output power. A magnetic-coupled 
oscillator generates the basic signal to drive the power inverter stages. 
One stage is driven directly from an amplified signal derived from the 
master  oscillator, while the other inverter stage incorporates a magnetic 
amplifier in its pre-drive circuit. Signals -applied to the control windings 
of the magnetic amplifier allow the output of the second power inverter 
stage to be phase shifted relative to  the first inverter stage. 
Each inverter 
The t ransis tors  which must be used to handle t h e  large currents in these 
power stages a r e  relatively slow devices. Therefore transistor storage 
time will probably result  in  both t ransis tors  of a given inverter stage 
being on simultaneously for a s h o r t  time during each cycle. In order to  
eliminate the high peak currents that would resul t ,  special feedback 
windings will be provided on the power t ransformers  and connected in 
such a way that one transistor cannot turn on until its mate has turned off. 
The output windings of the two power t ransformers  a r e  connected in se r i e s  
to obtain voltage addition. 
output is a square wave. If one is phased back relative to the other, a 
quasi-square wave results. 
diode rectifier circuits and f i l ters  to  provide a plus 200 volt DC output 
and a minus 200 volt DC output with respect to  ground reference. 
When both stages a r e  operating in phase the  
These voltage added outputs are applied to 
B. REGULATION 
Voltage regulation of the inverter is accomplished by sensing the AC 
output voltage and adjusting the DC-DC converter output to maintain the 
AC voltage constant. Three small single phase t ransformers  a r e  used 
to sense the output voltage. 
rectified, filtered and fed t o  a control winding on t h e  magnetic amplifier 
in the  DC-DC converter. 
The outputs of these t ransformers  a r e  
As t h e  AC voltage s ta r t s  to change from either 
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line or  load conditions, the magnetic amplifier causes  a change in the 
phase relationship between the two DC-DC converter power stages which 
resu l t s  i n  the DC voltage being changed the proper amount to keep the  
overall  inverter  AC output essentially constant. 
C. SOFT START 
A s  discussed i n  the power stage section, large capacitors are required 
a c r o s s  the output of the DC-DC converter to  handle reactive currents. 
The value of these capacitors is considerably la rger  than what would be 
needed to  just  filter the quasi-square waves from t h e  converter. Such 
la rge  capaci t ies  cause a start-up problem when power is first applied to  
the unit because of the excessively high cur ren ts  that would be drawn in 
charging them. 
included in the design of the converter. When power is first applied, a 
signal to  a control winding of the  magnetic amplifier starts the two con- 
verter power stages almost 180 degrees  out of phase and then allows 
them to shift slowly to  t h e i r  normal operating region. This results i n  a 
slow voltage build up and therefore limits the capacitor charging currents.  
To overcome this difficulty a soft-start circuit  was 
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VI. SWITCHING REGULATOR A N D  LOW POWER DC-DC CONVERTER 
SWITCHING REGULA TOR 
The DC supply voltage to t h e  PWM Static Inverter can vary from 44.8 to  
61.6 volts. Because of this it is necessary to provide some regulation 
for  the circuits that provide the base drive signals to  t h e  main DC-DC 
converter power stages and those circui ts  that provide drive signals t o  
the PWM power stages. 
conditions would exist where power t rans is tors  would either be grossly 
underdriven or  overdriven, both of which a r e  undesirable. 
If regulation were not included for these circuits,  
A regul i tor  has been designed for this application which consists of a 
single Darlington power transistor connected as a se r i e s  switching 
element operating at a frequency of 7 KC. 
a switching regulator to keep the efficiency a s  high as possible. The 
series switching element is  driven from a saturating co re  t ransformer 
that is operated in a push-pull circuit supplied by the unregulated DC 
voltage. A s  the DC input voltage increases, the output pulse width from 
the saturating t ransformer decreases  and reduces t h e  average voltage at 
the output of the switching regulator. 
t ransformer remains constant since it is derived from the stable 7 KC 
sweep wave generator. 
It was necessary to  make this 
The operating frequency of the 
The output of the switching regulator is filtered by means of a simple 
L-C filter. 
the time the switching element is off. 
A flyback diode is included to provide a cur ren t  pa th  during 
B. LOW POWER DC-DC CONVERTER 
The selected PWM power stage configuration showed that two isolated DC 
voltages a re  required in the base drive circuit  for each half phase. This 
means a total of 12 isolated DC supplies are  needed to  operate the power 
stages for the three  phase inverter. 
isolated voltages incorporates two Darlington t rans is tors  operating in 
push-pull and driving the pr imar ies  of three step-down transformers .  
The voltage for  operation of this converter is supplied from the output of 
the switching regulator and is approximately 36 volts DC. 
signal is derived from a flip-flop which is tr iggered by the 7 KC sweep 
wave generator. 
The design for generating these 
The drive 
Each of the three t ransformers  h a s  four center -tapped output windings 
which are applied to  full-wave rectifier circuits. 
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Two outputs from each transformer are approximately five volts and are 
used to provide turn-on drive power to the positive and negative halves of 
one phase of the PWM power stage. 
transformer provide approximately seven volts for use in turning off one 
phase of the power stage. 
The other two windings from each 
I 
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A. 
VII. APPENDIX 
SIZING O F  REACTIVE CURRENT CAPACITORS 
Reactive current  capacitors will be required on the output side of the DC- 
DC converter to provide a current path for the reactive current developed by 
by the PWM power stage. 
to complete the electrical path. 
the magnitude of the reactive current and the allowable voltage regulation, 
AV, that can be tolerated on the DC-DC converter output voltages. 
following simplified analysis was made i n  an effort to determine these 
reactive current capacitor sizes. 
Reactive current diodes will also be required 
The sizing of the capacitors depends on 
The 
The single phase full load case was considered as  the worst case con- 
dition since all  of the reactive current must be absorbed by these 
capacitors compared with the three phase case which will allow some of 
the reactive current to be passed through the power transistors of the 
various phases. 
Tile following assumptions w e r e  made throughout this analysis. 
The simplified P W M  power stage is depicted in Figure 17. 
Single phase load a t  0 .7  power factor. 
All  reactive current goes through D2 - C2 circuit path when Q1 
turns off for the positive half of the current cycle. 
Al l  reactive current goes through D1 - C1 circuit path when Q2 
turns off for the negative half of the current cycle. 
Capacitor C2 does not discharge until the positive current goes 
negative and Q2 s ta r t s  to conduct. 
Capacitor C1 does not discharge until the negative current goes 
positive and Q1 s ta r t s  to conduct. 
The resistance in series with reactive current capacitors C1 and 
C2 is assumed to be negligible. 
The current pulses a r e  assumed to comprise a sinusoidal pattern 
a t  the power frequency. 
The ripple current from the DC - DC converter will be assumed 
negligible. 
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Using the above assumptions, the following analysis was made: 
dv=* Eq. 1 
Where: 
Eq. 2 
Therefor e, 
idt 
d v =  Eq. 3 
Equation 3 can be integrated in order to obtain a relationship between the 
current  and voltage with respect to the capacitor size. 
Eq. 4 
Where: 
Vf = final voltage on capacitor 
vo = initial voltage on capacitor 
tf = finish time of each pulse 
= s ta r t  time of each pulse t S 
Since the current, i, is a function of time, its pulse form expressionmust 
be obtained. Therefore, the current expression will  be designated in the 
following form: 
Eq. 5 
s: idt 
C =  
r tf 
J ts  
m P  
A V  
Where: 
A V  = the change in capacitor voltage 
+f - vcg 
m 1- k a r e  the number of current pulses 
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Since the current pulses a r e  assumed to form a sinusoidal pattern, then 
the current, i, can be expressed as: 
i = I m a x  sinwt Eq. 6 
Therefor e: 
idt - I max x [CosWts - Coswtf] Eq. 7 
Where: 
Tp = period of power frequency 
Substituting Equation 7 into Equation 5 results in the final expression for 
the reactive current capacitor, C. 
I m a x  p o s w t ,  - coswtf l  
m 4  w 
C =  Eq. 8 
A V  
The pulse times were then summed up for the 400 cps power frequency 
and a 10 KC ca r r i e r  assuming a 0 . 7  power factor load as the worst  case. 
The following relationship w a s  obtained: 
- 2  
2 
0.183 x 10 X I max 
AV C =  
For  Fp = 4OOcps 
Fc  10 KC 
Power Factor = 0 . 7  
AV =[vr - Vdfor  1/2 cycle 
I max = peak load current. 
M = 0.9  modulation index 
Eq. 9 
The following examples will  be used to illustrate the use of Equation 9. 
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Example 1. 
inverter is: 
The maximum single phase load that will be seen by this P W M  
VA/single phase = 5KW . 7(3) = 2.38KVA 
Its output voltage is Vrms = 115V; therefore Irms = 20. 7 amps and I max =I 
29.3 amps peak. 
A table of capacitor size, C, verses  allowable AV may now be constructed 
for  this peak current as follows: 
C ImaX VO Vf 
Amps Volts Volts 
29. 3 200 2 01 1 5360 
2 2680 29. 3 200 2 02 
5 1072 29. 3 200 2 05 
10 536 29. 3 200 210 
20 268 29.3 200 220 
aL L 
The above results are theoretical in nature and assume ideal components 
with AC filter input currents being 10070 of the full load currents.  The 
next example will be used to compare actual measured results with the 
resul ts  obtained using Equation 9. 
Example 2. In this example a model of the circuit depicted in Figure 17 
was constructed and tested. A unity power factor load of 20 ohms was used 
which is a departure from the cri teria of using a 0.  7 pf load. Reactive 
current  capacitors C1 and C2 were made 255p-f each. Both the reactive 
current  and voltage regulation w e r e  measured across  each capacitor with 
the following results: 
I max = 6 .2  Amps peak 
AV = 3.6 volts 
Both these values were substituted into Equation 9 in order  to obtain the 
theoretical value of C. It was found to be: 
= 320pf Ctheoretical 
This value of capacity was 6 5 p f  larger than the actual value of capacity 
used, which was 255pf, producing a n  e r r o r  of about 20%. 
be attributed to the following: 
This e r r o r  can 
a) A unity power factor load instead of a 0.7 power factor load was 
used. 
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b) A modulation index of 0 . 7 2  was used instead of 0.90. 
I 
1 
I 
c) The r i s e  and fall times on the current pulses were assumed to 
have infinite slope in the theoretical case.  However, in the 
actual case the current pulses resembled a sawtooth waveform 
thus containing less  ampere - seconds compared with their  
theoretical counterparts. 
Despite these e r r o r s ,  Equation 9 may be used to obtain an approximate s ize  
for the reactive current capacitors for a given AV and I max. The actual 
values of these reactive current capacitors can then be obtained byexperi- 
ment for  the same voltage regulation, AV. 
I 
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B. OSCILLOSCOPE WAVEFORMS 
Waveforms taken on the preliminary Design Verification Breadboard a r e  
presented in Figures 18 through 27. 
of some of the key logic and low level signals. 
current  waveforms taken while the h v e r t e r  was providing 650 watts to a 
resis t ive load. 
Figures 18 through 21 show waveforms 
Figures 22, 2 3  and 24 show 
Figure 25  shows a short  duration current pulse ahead of the normal filter 
current  ramp. 
short .  
to turn-off. 
paral le l  t ransis tor  turns off f i r s t .  
waveform of Figure 26. 
This added pulse appears when the turn-on delay is too 
Figure 26 shows a slight increase in the collector current just  pr ior  
This is the unbalanced current which occurs when the other 
The unbalance is very slight in the 
Figure 27 shows the typical turn-off voltage and current waveforms for  
the unmodulated case.  
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Figure 18. 400 
Square Wave 
CPS 
and 
Ref e r en ce 
Sine Wave 
Figure 19. 7KC Sweep Wave 
Gene rator  Output. Top 
Trace Expanded 
Figure 20. 
Output 
Summing Network 
Figure 21. Slicer Amplifier 
Output. Top Trace Expanded 
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Figure 22. DTS-0710 Modu- 
lated Collector Current. 
Vert. = 2 amp/cm 
Hor. (Top) = 1 mslcm 
Hor. (Bot. ) = 0 . 2  mslcm 
Figure 23. Reactive Diode 
Current 
Vert. = 4 amp/cm 
Hor. (Top) = 1  ms/cm 
Hor. (Bot.)  0 . 2  ms/cm 
I 
I 
F 'igure 24. Filtered 400 cps 
Output Current for Res is -  
tive Load. 16 Amps peak- 
to - peak. 
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Figure 25. Short Circuit 
Current Spike Due to 
Improper Turn-on Delay 
Figure 26. Unmodulated 
Collector Current Showing 
Small Additional Peak Due 
to Unbalanced Turn- off 
Times 
Fi .gure 27. Power Transistor 
Turn- off Switching Pattern. 
Ramp i s  Collector Current. 
Other Waveform is  Collector 
Voltage. (Unmodulated) 
62 
